Performance Improvement of 4-Bit Static CMOS Carry Look-Ahead Adder Using Modified Circuits for Carry Propagate and Generate Terms

Mehedi Hasan^{1,2,*}, Moumita Sadia Islam¹, Muhtasim Rafid Ahmed¹

¹Department of Electrical and Computer Engineering, North South University, Dhaka, Bangladesh

²IC Mask Design Department, Ulkasemi Limited, Dhaka, Bangladesh

Email address:

mehedi.hasan01@northsouth.edu (M. Hasan), prituislam@gmail.com (M. S. Islam), rafeed.sharar@gmail.com (M. R. Ahmed)

*Corresponding author

To cite this article:

Mehedi Hasan, Moumita Sadia Islam, Muhtasim Rafid Ahmed. Performance Improvement of 4-Bit Static CMOS Carry Look-Ahead Adder Using Modified Circuits for Carry Propagate and Generate Terms. *Science Journal of Circuits, Systems and Signal Processing*. Vol. 8, No. 2, 2019, pp. 76-81. doi: 10.11648/j.cssp.20190802.16

Received: December 2, 2019; **Accepted:** December 18, 2019; **Published:** December 27, 2019

Abstract: Carry Look-Ahead Adder (CLA) is considered as one of the most widely used adder topologies which are used in high performance computing systems. In this research, an improved version of 4-bit CLA adder has been proposed. Performance improvement of 4-bit CLA adder has been made by using hybrid AND and XOR gates in the input side for generating carry propagate and carry generate terms. The CLA circuits are kept exactly the same as the conventional one. Performance of the proposed modified 4-bit CLA adder has been evaluated and compared with the conventional design using Cadence tools in 90 nm technology node. Performance has been evaluated and compared in terms of average power, propagation delay and power delay product. The proposed modified design exhibited significant improvement in performance while compared with the conventional one. Enhancement done by the proposed 4-bit CLA adder design in average power, propagation delay and PDP were 14.96%, 11.76% and 25.32% respectively. In addition to performance enhancement, transistor count require for the proposed design is quite less compared to the conventional design which result in less surface area on chip. Moreover, less transistor count accounts for less power dissipation. Hence, utilizing the proposed design in modern high-performance computing systems would bring about high-performance improvements.

Keywords: Carry Look-ahead Adder, 4-Bit Adder, Xor Gate, And Gate, Carry-Propagate

1. Introduction

The revolution in semiconductor industry have resulted in producing modern compact, smart and intelligent electronic devices where performance of microelectronic circuits plays crucial role [1-10]. Hence, optimization of performance parameters of integrated circuits is a must.

Arithmetic Logic Unit (ALU) of modern integrated circuits are responsible for binary arithmetic operations which need to be efficient [11]. Adding binary numbers in one of the key operations of ALU [12]. Moreover, binary multiplication, subtraction and division requires addition of binary bits [13-15]. Hence, performance optimization of adder circuit would bring about overall impact on the performance of ALU [16]. Therefore, researchers and academicians are

continuously working on developing and implementing new adder designs for better performance [17].

Full Adder cell is the basic cell for addition of two binary bits [18-19]. However, in modern processors, implementation of wide adders is required. Ripple Carry Adder (RCA) based on 1-full adder is the basic technique for implementation of wide adders [20-21]. However, propagation delay obtained using RCA in long carry chains is quite high for which it became quite impractical to use RCA in high performance devices [22-23]. In order to solve the carry propagation delay in long carry chains, several Parallel-Prefix Adder topologies have been developed [24]. CLA adder is one of the PPA topologies which reduces carry propagation delay by using a complex circuitry using carry-propagate and carry-generate terms [25]. Although, CLA adder enhances performance in

speed by reducing propagation delay, transistor count is quite high in CLA adder compared to RCA. This high transistor count results in high area consumption in chip. In addition, it results in high power dissipation [26].

Static CMOS logic based CLA adders are most common and widely used adder topology due to its high robustness and driving power. However, using complementary pair of N-channel CMOS (NMOS) and P-channel CMOS (PMOS) makes the number of transistors in circuit high. This high number of transistors accounts for high input impedance for signals. As a result, delay increases due to increased RC time constant. However, an improvement can be achieved by utilizing a combination of static CMOS logic with other logic techniques. This sort of combination of several logic techniques is called hybrid logic style [27-29]. Nowadays, hybrid logic styles using different logic techniques are attracting the attention among researchers and circuit designers.

This research aims to enhance the performance of conventional static CMOS logic based 4-bit CLA adder by employing hybrid logic style. The proposed design uses a combination of Static CMOS logic, Pass Transistor Logic (PTL) and Transmission Gate (TG) Logic. In order to validate the performance of the proposed CLA circuit, verification has been done by conduction simulation using Cadence design tools [30]. Technology node for performance evaluation has been set to 90 nm. Both the proposed and the conventional designs of 4-bit CLA adder circuits were simulated and results have been compared to have the overall idea of improvement made by the proposed design. However, different hybrid designs have their different pros and cons for which they are often application specific. Hence, it is required to take proper care while using hybrid logic based on the application and the operations conditions of the circuit.

The remaining portion of this research article has been organized as follows. In section II, literature review and circuit design technique for conventional design have been stated. Detailed information of proposed hybrid CLA adder has been stated in section II. The following section discloses the simulation results obtained using Cadence tools. Performance comparison between existing and proposed designs have been done in section IV. In the end, concluding comments based on the observations as per simulation results have been stated.

2. Conventional 4-Bit CLA Adder Design Methodology

In Ripple Carry Adder (RCA), input carry term of one block comes from the output carry term of the previous blocks. Therefore, one block needs to wait for its previous block to finish its computation in order to get its input carry signal. This carry generation process in RCA causes the entire adder circuit to response very slowly which is not accepted in modern high-speed computational systems. Hence several PPAs have been developed over the course of time in order to enhance computational speed. CLA adder takes the input

terms and drive them in a CLA process in order to create the carry-terms all at a time so that the carry input signal of one block does not have to wait for the carry-out signal of the previous block.

As per discussed in [31], block diagram of conventional design of 4-bit CLA adder is represented by Figure 1. A 4-bit CLA adder has two major parts: carry generation part and sum generation part. If A and B are considered as the input bits, then the Formula for carry and sum generation can be written as follows [32].

Figure 1. Block diagram of 4-bit CLA adder.

Figure 2. Circuit design of CLA terms in conventional static CMOS logic.

Figure 3. XOR and AND gate Design used in conventional CLA adder.

$$C_{i+1} = G_i + P_i C_i$$

$$S_i = P_i \oplus C_i$$

where,

$0 < i < 3$ and “i” is integer number

C=Carry terms

$G_i = AB$ (Carry Generate Term)

$P_i = A_i \oplus B_i$ (Carry Propagate Term)

Based on the observations on the equations stated above, it can be clearly said that the carry generation circuit would require AND and XOR gate since the Boolean expression of the G_i and the P_i terms represents AND and XOR operations respectively. As per [33], CLA circuits for 4-bit CLA adder are represented in Figure 2. The circuits for designing G_i and P_i terms are depicted by Figure 3.

In conventional design, the AND gate and XOR gate depicted in Figure 3 are used for generating the gate input signals in Figure 3. After generating the G_i and the P_i terms by using the AND and XOR gates, the CLA circuits depicted in Figure 2 generates the carry-out terms. Since all carry terms are generated all at a time using the CLA circuits, carry term of one block does not need to wait for its previous block to compute carry-out signal. In this way, CLA process reduces the carry propagation delay in adder circuit.

3. Proposed Hybrid Circuit Design of 4-Bit CLA Adder

In order to enhance performance of the conventional design

of 4-bit CLA adder, transistor count needs to be reduced in order to achieve low input impedance. In order to reduce input impedance, the input circuits where the signals are fed needs to be re-designed in order to reduce transistor count. Moreover, reducing the transistor count would result in reducing the size of the entire adder circuit for which area requirement of the adder in chip would be decreased. In addition, decreasing the transistor count will make the circuit power efficient because power consumption of the circuit would decrease. Since the input circuits are the G_i and P_i circuits which are nothing but AND and XOR gates, therefore using new efficient AND and XOR gates would result in better performance. The CLA circuits for C_4, C_3, C_2, C_1 and sum generation circuits for S_4, S_3, S_2, S_1 in the output side are kept in as per static CMOS logic style. Since static CMOS logic provide better driving capability, it would be highly beneficial for the design if static CMOS logic is kept at the outermost terminal.

The idea of the modification done in this research work is to utilize static CMOS circuit in the output side terminals so that the circuit becomes robust and have high driving power. At the same time, efficient AND and XOR gates employing hybrid logic style and having low transistor count are placed in the input side terminals so that the transistor count as well as the input impedance become reduced. Moreover, the power dissipation and adder area would be also reduced due to employing AND and XOR gates that has low transistor count. In this way, the proposed circuit has driving power and robustness of static CMOS logic. At the same time, performance has been also improved by using efficient hybrid gates in the input side terminals for generation of G_i and P_i terms. The AND gate and XOR gates used in this research are adopted from [27] since the performance of the AND and XOR gates in [27] are high compared to the others. The AND and XOR gates used in this research work for G_i and P_i circuits are presented using Figure 4 and Figure 5 respectively.

Figure 4. AND gate design used in proposed 4-bit CLA adder to generate G_i terms [27].

Figure 5. XOR gate design used in proposed 4-bit CLA adder to generate P_i terms [27].

Table 1. Table information.

CLA Adder	Performance Parameter	Simulation result	Improvement
Existing	Power (μ W)	27.4	14.96%
Proposed		23.3	
Existing	Delay (ns)	0.17	11.76%
Proposed		0.15	
Existing	PDP (fJ)	4.66	25.32%
Proposed		3.48	

4. Simulation Result

In order to prove the performance improvement of the proposed design of 4-bit CLA adder, simulation has been conducted of proposed and existing designs. Performance of the circuits were evaluated in terms of average power, propagation delay and Power Delay Product (PDP). PDP is the product of propagation delay and Average Power of a circuit. For simulation purpose, the supply voltage for all the simulation runs were fixed to 1.2 V in order to simulate the circuits under a common environment.

Obtained results using Cadence Design Tools are presented in Table 1. In addition, the results have been reported graphically using Figures 6-8.

Figure 6. Average power comparison. **Figure 7.** Propagation delay comparison. **Figure 8.** PDP comparison.

5. Discussion and Comparative Analysis

After observations of Table 1 and Figures 6-8, it can be seen the proposed design of 4-bit CLA adder has obtained superior performance than the existing one in all the performance aspects considered.

In addition to the performance enhancement, transistor count of the proposed CLA 4-bit adder is lower than the existing one. This resulted in less area which is an important factor while designing CMOS circuit [34-36].

Although the proposed design used hybrid AND and XOR gate rather than using robust and high driving power acquainted static CMOS logic base AND and XOR gates, the overall advantage of static CMOS style in the proposed design remains same as the existing one. It's because driving capability is required in the output terminal so that the circuit can perform well in high fan-out conditions. Since, the proposed design contains static CMOS logic in the output terminals, advantages of the conventional design remain unchanged in the proposed design.

6. Conclusion

A modified hybrid 4-bit CLA adder has been proposed in this research work. The modified design displayed significant enhancement in performance. The performance enhancements in average power, propagation delay and PDP were 14.96%, 11.76% and 25.32% respectively. Moreover, due to the less transistor count of the design, the area on chip has been reduced. Low transistor count also accounted for less power dissipation while compared with conventional 4-bit CLA adder topology. Therefore, according to the simulation results, it is verified that the proposed 4-bit CLA adder offers better performance for which it becomes quite worthy to be used in modern devices.

References

- [1] N. H. Weste, D. M. Harris, CMOS VLSI Design: A Circuit and Systems Perspective, Addison and Wesley, 2010.

- [2] M. Hasan, M. H. Anik and S. Islam, "Microcontroller Based Smart Home System with Enhanced Appliance Switching Capacity," 2018 Fifth HCT Information Technology Trends (ITT), Dubai, United Arab Emirates, 2018, pp. 364-367.
- [3] M. H. Zaman, E. T. Carlen and C. H. Mastrangelo, "Automatic generation of thin film process flows. II. Recipe generation, flow evaluation, and system framework," in IEEE Transactions on Semiconductor Manufacturing, vol. 12, no. 1, pp. 129-138, Feb. 1999.
- [4] M. Hasan, P. Biswas, M. T. I. Bilash and M. A. Z. Dipto, "Smart Home Systems: Overview and Comparative Analysis," 2018 Fourth International Conference on Research in Computational Intelligence and Communication Networks (ICRCICN), Kolkata, India, 2018, pp. 264-268.
- [5] M. H. Zaman, E. T. Carlen and C. H. Mastrangelo, "Automatic generation of thin film process flows. I. Basic algorithms," in IEEE Transactions on Semiconductor Manufacturing, vol. 12, no. 1, pp. 116-128, Feb. 1999.
- [6] M. Hasan, M. H. Anik, S. Chowdhury, S. A. Chowdhury, M. T. I. Bilash, S. Islam, "Low-cost Appliance Switching Circuit for Discarding Technical Issues of Microcontroller Controlled Smart Home," International Journal of Sensors and Sensor Networks. vol. 7, no. 2, pp. 16-22, 2019.
- [7] R. Hossain, M. Ahmed, H. U. Zaman, "A Cost Effective Security Technology Integrated with RFID Based Automated Toll Collection System," Advances in Science, Technology and Engineering Systems Journal Vol. 2, no. 3, pp. 1777-1783, 2017.
- [8] S. A. Karim and H. U. Zaman, "Simulation and visualization of carrier trajectories in distributed MIGFET devices a simulation of newtonian particles at small dimensions," 2016 19th International Conference on Computer and Information Technology (ICCIT), Dhaka, 2016, pp. 139-144.
- [9] S. A. Karim and H. U. Zaman, "Qualitative analysis of an equivalent full adder circuit using MIGFET: An alternative approach to full adder circuit via direct truth table implementation," 2016 International Conference on Microelectronics, Computing and Communications (MicroCom), Durgapur, 2016, pp. 1-6.
- [10] M. Hasan, A. Z. Dipto, M. S. Islam, A. Sorwar, S. Alam, "A Smart Semi-Automated Multifarious Surveillance Bot for Outdoor Security Using Thermal Image Processing," Advances in Networks. vol. 7, no. 2, pp. 21-28, 2019.
- [11] J. Warnock et al., "Circuit and Physical Design of the zEnterprise™ EC12 Microprocessor Chips and Multi-Chip Module," in IEEE Journal of Solid-State Circuits, vol. 49, no. 1, pp. 9-18, Jan. 2014.
- [12] H. Naseri and S. Timarchi, "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 8, pp. 1481-1493, Aug. 2018.
- [13] S. Perri, M. Lanuzza, P. Corsonello, "Design of high-speed low-power parallel-prefix adder trees in nanometer technologies," International Journal of Circuit Theory and Applications, vol. 42, pp. 731-743, 2014.
- [14] M. Hasanuzzaman and C. H. Mastrangelo, "Process compilation of thin film microdevices," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 7, pp. 745-764, July 1996.
- [15] A. Gard, G. Joshi, "Gate diffusion input based 4-bit vedic multiplier design," IET Circuits, Devices and Systems, vol. 12, no. 6, pp. 764-770, 2018.
- [16] H. Xue, R. Patel, N. V. V. K. Boppana and S. Ren, "Low-power-delay-product radix-4 8*8 Booth multiplier in CMOS," in Electronics Letters, vol. 54, no. 6, pp. 344-346, 22 3 2018.
- [17] I. Hussain, C. K. Pandey and S. Chaudhury, "Design and Analysis of High Performance Multiplier Circuit," 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, 2019, pp. 245-247.
- [18] M. Hasan, M. J. Hossein, U. K. Saha and M. S. Tarif, "Overview and Comparative Performance Analysis of Various Full Adder Cells in 90 nm Technology," 2018 4th International Conference on Computing Communication and Automation (ICCCA), Greater Noida, India, 2018, pp. 1-6.
- [19] M. Hasan, U. K. Saha, A. Sorwar, M. A. Z. Dipto, M. S. Hossain, H. U. Zaman, "A Novel Hybrid Full Adder Based on Gate Diffusion Input Technique, Transmission Gate and Static CMOS Logic," 2019 10th International Conference on Computing, Communication and Networking Technologies, Kanpur, 2019.
- [20] G. Sasi, G. Athisha, S. Surya prakash, "Performance Comparison for Ripple Carry Adder Using Various Logic Design," International Journal of Innovative Technology and Exploring Engineering (IJITEE), vol. 8, pp. 372-377, 2019.
- [21] K. Papachatzopoulos and V. Paliouras, "Static Delay Variation Models for Ripple-Carry and Borrow-Save Adders," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 7, pp. 2546-2559, July 2019.
- [22] M. Hasan, U. K. Saha, M. S. Hossain, P. Biswas, M. J. Hossein and M. A. Z. Dipto, "Low Power Design of a Two Bit Magnitude Comparator for High Speed Operation," 2019 International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, Tamil Nadu, India, 2019, pp. 1-4.
- [23] S. Ghosh and K. Roy, "Novel Low Overhead Post-Silicon Self-Correction Technique for Parallel Prefix Adders Using Selective Redundancy and Adaptive Clocking," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 8, pp. 1504-1507, Aug. 2011.
- [24] C. Efstathiou, Z. Owda and Y. Tsiatouhas, "New High-Speed Multioutput Carry Look-Ahead Adders," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 10, pp. 667-671, Oct. 2013.
- [25] O. Akbari, M. Kamal, A. Afzali-Kusha and M. Pedram, "RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 8, pp. 1089-1093, Aug. 2018.
- [26] M. R. Nandini, P. Mor and J. M. Keller, "A Comparative Study of Static and Dynamic CMOS Logic," International Journal of Current Engineering and Technology, vol. 6, no. 3, pp. 1019-1021, 2016.
- [27] M. Hasan, M. Hasan, M. J. Hossein, M. Hossain, H. U. Zaman and S. Islam, "Design of a Scalable Low-Power 1-bit Hybrid Full Adder for Fast Computation," in IEEE Transactions on Circuits and Systems II: Express Briefs, 2019.

- [28] V. Forutan, M. Taheri, A. Mazreah, "Design of two low power full adder cells using GDI structure and hybrid CMOS logic style", *Integration (Amst)*, vol. 47, no. 1, pp. 48-61, 2014.
- [29] A. M. Shams, D. K. Darwish, M. A. Bayoumi, "Performance analysis of low power 1-bit CMOS full adder cells," *IEEE Transactions of Very Large Scale Integration (VLSI) Systems*, vol. 10, no. 1, pp. 20-29, 2002.
- [30] P. Suveetha Dhanaselvam, K. Hamsa Nandhini, M. Rajammal, S. Satheeswari, "Design and Implementation of 16-Bit Carry Look Ahead Adder Using Cadence Tool," *International Journal of Engineering Research & Technology (IJERT)*, vol. 5, no. 9, pp. 1-6, 2017.
- [31] J. Miao and S. Li, "A novel implementation of 4-bit carry look-ahead adder," 2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC), Hsinchu, 2017, pp. 1-2.
- [32] S. Ghafari, M. Mousazadeh, A. Khoei and A. Dadashi, "A New High-speed and Low area Efficient Pipelined 128-bit Adder Based on Modified Carry Look-ahead Merging with Han-Carlson Tree Method," 2019 MIXDES - 26th International Conference "Mixed Design of Integrated Circuits and Systems", Rzeszów, Poland, 2019, pp. 157-162.
- [33] M. Hasan, P. Biswas, M. S. Alam, H. U. Zaman, M. Hossain and S. Islam, "High Speed and Ultra Low Power Design of Carry-Out Bit of 4-Bit Carry Look-Ahead Adder," 2019 10th International Conference on Computing, Communication and Networking Technologies, Kanpur, 2019.
- [34] N. R. Swart, S. F. Bart, M. H. Zaman, M. Mariappan, J. R. Gilbert and D. Murphy, "AutoMM: automatic generation of dynamic macromodels for MEMS devices," *Proceedings MEMS 98. IEEE. Eleventh Annual International Workshop on Micro Electro Mechanical Systems. An Investigation of Micro Structures, Sensors, Actuators, Machines and Systems (Cat. No.98CH36176, Heidelberg, Germany, 1998, pp. 178-183.*
- [35] R. Hossain, M. Ahmed, H. U. Zaman and M. A. Nazim, "A comparative study of various simulation software for design and analysis of operational amplifier based integrator circuits," 2017 8th Annual Industrial Automation and Electromechanical Engineering Conference (IEMECON), Bangkok, 2017, pp. 278-282.
- [36] M. F. Karin, K. S. Noor and H. U. Zaman, "Hardware based design and implementation of a bottle recycling machine using FPGA," 2016 IEEE Conference on Systems, Process and Control (ICSPC), Bandar Hilir, 2016, pp. 43-46.