Power System Distortions Mitigation Using Switched Filter Compensator

Sahar Gamaa1, Abdelazeem Abdelsalam2,*, Almoataz Abdelaziz3

1El-Arish Thermal Power Station, El-Arish, Egypt
2Dept. of Electrical Engineering, Suez Canal University, Ismailia, Egypt
3Dept. of Electrical Power and Machines, Ain Shams University, Cairo, Egypt

Email address: sahargamaa@yahoo.com (S. Gamaa), aaabdelsalam@eng.suez.edu.eg (A. Abdelsalam), almoatazabdelaziz@hotmail.com (A. Abdelaziz)

*Corresponding author


Received: November 14, 2016; Accepted: November 26, 2016; Published: January 4, 2017

Abstract: This paper proposes a novel low-cost switched power filter compensator (SFC). This proposed SFC is considered as a new topology of distribution FACTS. The proposed SFC scheme is based on a switching on/off process for connecting/disconnecting double tuned arm filters intermittently with two parallel capacitor-banks. The parallel capacitor-banks are connected at the two sides of series capacitor bank. When the switch is on, the SFC works as a double tuned filter while when the switch is off, the SFC works as series/shunt compensator. The switching process is controlled by a pulsing signal generated from PWM circuit. The modulation control signal of PWM is generated from a multi-loop traditional control. The Matlab Simulink environment is used to validate the ability of SFC to mitigate power quality problems, stabilize the system voltage and enhance the system power factor. The results show that the effectiveness of SFC to solve the system quality problems. This novel topology might be extended to be used with renewable energy resources interconnection and microgrids performance applications.

Keywords: Power Quality, D-FACTS, Switched Filter Compensator

1. Introduction

A power quality issue is known as any problem reveals in the waveform voltage and current or in frequency value that causes a malfunction of protection devices or mal operation of equipment. The PQ problems is categorized into many issues such as voltage transient, sag, swell, interruption, voltage unbalance and harmonics [1]. The cause of the bad PQ result from increasing use of many equipment, such as solid state switching devices, nonlinear and power electronically switched loads, unbalanced power systems, lighting controls, computer and data processing equipment [2]. The improvement of the power quality is of great important at the load side when the production processes get more complicated and require a bigger liability level. This improvement includes aims to provide the energy without interruption, without harmonic distortion and with tension regulation between very narrow margins. The devices that can fulfill the requirements of this improvement are the custom power devices; a concept that could be included among the FACTS, but they are different to them because of their final use [3]. With the development of power electronic devices, customized power devices have become possible to play an important role in emerging deregulated power systems with versatile new control capabilities [4].

In general, custom power or distribution FACTS (D-FACTS) devices are used for distribution system control while FACTS devices are used in transmission system control. The D-FACTS devices that include distribution synchronous static compensator (DSTATCOM), dynamic voltage restorer (DVR) and unified power quality conditioner (UPQC) have been developed for improving power quality, stability and reliability of distribution systems [5-7].

Advanced control and improved semiconductor switching of these devices have reached a new era for power quality
 mitigation. The D-FACTS devices have been developed for mitigating specific power quality problems. Where DSTATCOM which is a shunt compensator is used for reactive power and voltage sag compensation [8, 9], DVR which acts as a series compensator is used for voltage sag compensation [10, 11] while the unified power quality conditioner (UPQC) contains both a shunt and a series device that are joined together at a common dc bus [12].

On the other hand, to reduce quasi-steady harmonic distortion, passive, switched/modulated and active filter compensation techniques can be implemented. Passive filters have the drawback of bulky size, component aging, resonance and limited fixed compensation and filtering performance. These provide either over or under-compensation of harmonics, whenever a dynamic load change occurs [13, 14]. Hence, active compensation known as active power filter (APF) is preferred over passive compensation. APF’s are an up-to-date solution to power quality problems, which allow the compensation of current harmonics and imbalance together with power factor improvement [15, 16].

A new kind of series/shunt power filter compensators which can mitigate a wider range of power quality problems have been developed [17–26].

In this paper, a novel low-cost switched filter compensator is presented and validated for power quality enhancement and power factor improvement with an adequate voltage stabilization. The proposed D-FACTS scheme is based on a switching on/off process between two shunt capacitor banks and two parallel tuned arm filter. The switching process is achieved by a pulse signal generated from pulse-width modulation (PWM) switching. The proportional-integral-derivative (PID) controller which is used to modulate the PWM is driven by a multi-loop traditional controller. The SFC scheme has been fully validated for effective harmonic mitigation, voltage stabilization and power factor correction using the Matlab/Simulink software environment.

### 2. The Proposed Switched Filter

The proposed SFC scheme, shown in Fig. 1, is a combination of one series capacitor bank and two shunt capacitor banks connected with each other then they are connected to two parallel tuned arm power filters through an intermittent switch (SA). The switch (SA) is controlled by a pulse signal P1 that is generated by PWM, as shown in Fig. 2. The variable SFC filter topology can be changed by the pulse signal P1 as follows:

**Case 1:** If P1 is low, the switch SA will be opened and the combined shunt and series capacitors will provide the required shunt and series reactive power compensation to the AC distribution system.

**Case 2:** If P1 is high, the switch SA will be closed and the shunt capacitors will make a double tuned filter with two arm filters.

### 3. Controller Design

In order to reduce the harmonics, improve the power factor and stabilize the bus voltage using the proposed SFC, a traditional dynamic control based on PID controller driven by a multi-loop error. The output of PID, $V_{gw}$, is the modulating control signal to the PWM switching block as shown in Fig. 2. The global error ($e_g$) is the summation of a multi-loop individual errors including voltage stability and current limiting errors.

The voltage stability error is:

$$e_{v_2} = V_{2ref} - V_2 \left(1 + \frac{1}{S_{T_1}}\right)$$

and current limiting error is:

$$e_{i_2} = I_2 \left(1 - \frac{1}{S_{T_2}}\right)$$

The global error is:

$$e_g = e_{v_2} + e_{i_2}$$

The modulating signal of the PWM, $V_{gw}$, is adapted to minimize this global error as shown in eq. (4).

$$V_g(t) = K_p e_g(t) + K_i \int_0^t e_g(t) dt + K_d \frac{d(e_g(t))}{dt}$$

**Figure 1.** The proposed scheme of the switched filter compensator.

**Figure 2.** The used controller of the proposed SFC scheme.
4. Simulation Results

4.1. The AC System Configuration

The single line diagram of the studied AC system is shown in Fig. 3. A hybrid load comprises a linear load, a converter type non-linear load and induction motor load are connected to the AC network through 25/4.16 kV step-down. 10 km feeder. The detailed parameters of the system are given in the Appendix.

![Figure 3. The single line diagram of the sample study distribution system with the proposed SFC.](image)

4.2. Results and Discussion

The digital simulation results using Matlab Simulink environment for the proposed SFC under normal operating condition are shown in Figs. 4- 8. The dynamic response of the voltage, current, reactive power, power factor and power losses at the source bus, $B_s$, and at the load, $B_l$, are monitored in the test system without and with inserting the proposed SFC. In Fig. 4, the voltage at the load bus is enhanced to 0.95 pu while there is no change at the source bus. The reactive power at the source bus decreased and this increases the power factor from 0.938 to 0.99, as shown in Fig. 7. While the reduction of the reactive power at the load bus is very small, as shown in Fig. 6, and this leads to a very small enhancement in the power factor, as shown in Fig. 7

The power factor values of the system buses without and with inserting the proposed SFC are monitored and recorded in Table 1.

The system power losses are calculated and are depicted in Fig. 8. As shown in the figure, the power losses are reduced from 0.03 pu to 0.004 pu with inserting the SFC. And the percentage reduction of loss in the power equals to 86 %.

![Figure 4. The rms value of the voltage at the source and load bases.](image)

![Figure 5. The rms value of the current at the source and load bases.](image)

![Figure 6. The reactive power at the source and load bases.](image)

![Figure 7. The power factor at the source and load bases.](image)

![Figure 8. The total power losses of the system without and with SFC.](image)

<table>
<thead>
<tr>
<th>Source, $B_s$ bus</th>
<th>$B_1$ bus</th>
<th>$B_2$ bus</th>
<th>Load, $B_l$ bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>Without SFC</td>
<td>0.938</td>
<td>0.943</td>
<td>0.948</td>
</tr>
<tr>
<td>With SFC</td>
<td>0.988</td>
<td>0.985</td>
<td>0.958</td>
</tr>
</tbody>
</table>

Table 1. The Power Factor Values At All AC Buses.
The harmonic spectra of the voltage and current waveforms of buses at the two sides of the SFC, B_1 and B_2, are shown in Figs. 9-12. Also, the voltage and current harmonic analysis in terms of the total harmonic distortion (THD) at all the system buses are calculated and are summarized in Table 2. It is obvious that the voltage harmonics at the source bus are significantly reduced to a level within the limit set by the IEEE Std. 519-1992 (IEEE, 1992) regarding the THD of bus voltage at low voltage system (less than 69 kV) [27]. Also, the THD of current waveform at each bus is decreased.

<table>
<thead>
<tr>
<th>Harmonic Order</th>
<th>Without</th>
<th>With SFC</th>
<th>Without</th>
<th>With SFC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.2</td>
<td>0.1</td>
<td>0.4</td>
<td>0.2</td>
</tr>
<tr>
<td>3</td>
<td>0.4</td>
<td>0.3</td>
<td>0.6</td>
<td>0.4</td>
</tr>
<tr>
<td>5</td>
<td>0.6</td>
<td>0.5</td>
<td>0.8</td>
<td>0.6</td>
</tr>
<tr>
<td>7</td>
<td>0.8</td>
<td>0.7</td>
<td>1.0</td>
<td>0.8</td>
</tr>
<tr>
<td>9</td>
<td>1.0</td>
<td>0.9</td>
<td>1.2</td>
<td>1.0</td>
</tr>
<tr>
<td>11</td>
<td>1.2</td>
<td>1.1</td>
<td>1.4</td>
<td>1.2</td>
</tr>
<tr>
<td>13</td>
<td>1.4</td>
<td>1.3</td>
<td>1.6</td>
<td>1.4</td>
</tr>
<tr>
<td>15</td>
<td>1.6</td>
<td>1.5</td>
<td>1.8</td>
<td>1.6</td>
</tr>
</tbody>
</table>

Table 2. The THD values of voltage and current waveforms at all AC buses.

<table>
<thead>
<tr>
<th>% THD of the voltage waveform</th>
<th>Without</th>
<th>With SFC</th>
<th>% THD of the current waveform</th>
<th>Without</th>
<th>With SFC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Source, B_s, bus</td>
<td>3.07</td>
<td>1.5</td>
<td>14.56</td>
<td>4.20</td>
<td></td>
</tr>
<tr>
<td>B_1 bus</td>
<td>4.2</td>
<td>0.79</td>
<td>14.5</td>
<td>1.78</td>
<td></td>
</tr>
<tr>
<td>B_2 bus</td>
<td>5.5</td>
<td>3.11</td>
<td>14.5</td>
<td>9.6</td>
<td></td>
</tr>
<tr>
<td>Load, B_L, bus</td>
<td>7.4</td>
<td>4.7</td>
<td>14.6</td>
<td>14.6</td>
<td></td>
</tr>
</tbody>
</table>

5. Conclusions

This paper presents a novel D-FACTS scheme based on the SFC for harmonic mitigation, voltage stabilization, efficient energy utilization and power factor correction. The novel SFC is controlled by a PID controller to regulate the modulating control signal to the PWM switching block. The SFC scheme has been fully validated for effective harmonic mitigation, voltage stabilization, efficient energy utilization and power factor correction using Matlab/Simulink software environment. This novel scheme can also be extended to be used with renewable energy resources interface and microgrids performance applications.

Appendix

- AC Grid:
  - V = 138 KV, X/R=10, SC. level=5 GVA.
  - Transformer T_1: 5 MVA, 138/25 kV.
  - Transformer T_2: 5 MVA, 25/4.16 kV.

- Hybrid AC Load:
  - Linear load: 2 MVA, 0.85 lag pf.
  - Non-linear load: 1.5 MVA.
  - Induction motor: 3phase, 1.5 MVA, no of poles=4.
  - Stator resistance and leakage inductance (pu)
    - R_s=0.01965, L_s=0.0397
  - Rotor resistance and leakage inductance (pu)
    - R_r=0.01909, L_r=0.0397
  - Mutual inductance L_m (pu)=1.354

- 10 Km Distribution Feeder:
  - V_L-L= 25 kV, R/km=0.35 Ω, X/km=0.4 Ω

- The proposed SFC:
  - Cs/phase = 100 µF, Cf1/phase = Cf2/phase = 500 µF,
  - Rf1= Rf2= 0.05 Ω, Lf1= 28 mH and Lf2= 65 mH

- PID Controller Gains:
  - K_p= 1, K_i= 0.5, K_d= 0.02,
  - PWM Frequency: f_s=1750 Hz.

References


