

# Electrical Performance and Stability of ZnO Thin-Film Transistors Incorporating Gadolinium Oxide High-k Dielectrics

Divine Khan Ngwashi<sup>1,\*</sup>, Shashi Paul<sup>2</sup>, Anjana Devi<sup>3</sup>, Richard Barrie Michael Cross<sup>2</sup>

<sup>1</sup>Department of Electrical and Electronics Engineering, University of Buea, Buea, Cameroon

<sup>2</sup>Emerging Technologies Research Centre, De Montfort University, Leicester, United Kingdom

<sup>3</sup>Inorganic Chemistry II, Ruhr-University, Bochum, Germany

## Email address:

ngwashi.divine@ubuea.cm (D. K. Ngwashi)

\*Corresponding author

## To cite this article:

Divine Khan Ngwashi, Shashi Paul, Anjana Devi, Richard Barrie Michael Cross. Electrical Performance and Stability of ZnO Thin-Film Transistors Incorporating Gadolinium Oxide High-k Dielectrics. *Advances in Materials*. Vol. 7, No. 4, 2018, pp. 137-143.

doi: 10.11648/j.am.20180704.16

**Received:** November 21, 2018; **Accepted:** December 13, 2018; **Published:** January 10, 2019

---

**Abstract:** This work investigates the performance and gate bias stress instability of ZnO-based thin film transistors (ZnO-TFTs) incorporating amorphous gadolinium oxide, a high-k dielectric material. ZnO thin films produced via radio frequency (RF) reactive magnetron sputtering were used as channel layers. The source/drain electrodes were achieved by the thermal evaporation of aluminium on a bottom gate inverted staggered ZnO TFT structure. Gadolinium oxide (Gd<sub>2</sub>O<sub>3</sub>) deposited by metal-organic chemical vapour deposition (MOCVD) served as the gate dielectric. The electrical characterisation of the ZnO-TFTs produced showed improvement in performance and stability in comparison to thermally-grown SiO<sub>2</sub>-based ZnO TFTs fabricated under the same conditions. The effective channel mobility, on-off current ratio and subthreshold swing of the TFTs incorporating Gd<sub>2</sub>O<sub>3</sub> dielectric were found to be 33.5 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>, 10<sup>7</sup>, and 2.4 V/dec respectively when produced. The electrical characterisation of the same devices produced with SiO<sub>2</sub> dielectrics exhibited effective mobility, on-off current ratio and subthreshold swing of 7.0 cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>, 10<sup>6</sup> and 1.4 V/dec respectively. It is worth noting that, the ZnO active layer was sputtered under room temperature with no intentional heating and post-deposition annealing treatment. On application of gate bias stressing on these thin film transistors, it was observed that threshold voltage instability increased with stress period in all device types. Transistors incorporating Gd<sub>2</sub>O<sub>3</sub> however, were found to exhibit lesser threshold voltage related instability with regards to gate bias stressing in comparison to similar devices incorporating SiO<sub>2</sub> as gate dielectric. It was also observed that the effective mobility in both devices tend to stabilize with prolonged gate bias application. In this work, it is demonstrated that Gd<sub>2</sub>O<sub>3</sub> dielectric is a potential alternative to SiO<sub>2</sub> for the fabrication of ZnO TFTs with improved performance and electrical stability under prolonged use.

**Keywords:** Zinc Oxide, Thin Film Transistors, Gd<sub>2</sub>O<sub>3</sub>, Performance, Gate Bias Stress Instability, High-K Dielectrics, Magnetron Sputtering, TFT

---

## 1. Introduction

Polycrystalline silicon (poly-Si) thin film transistors (TFTs) have so far been the main alternative to amorphous silicon (a-Si) TFTs for use in flat panel displays by industrialists, in applications where high speed switching is required such as in radio frequency applications. This has

been mainly due to the relatively low electron mobility of amorphous silicon TFTs [1]. However, both the poly-Si and a-Si TFTs are non-transparent to visible light, thus would limit the aperture ratio of the active matrix arrays in flat panel displays and also suffer from light induced instabilities [2, 3]. Semiconducting metal oxides with large bandgap (thus, transparent to the visible region of the electromagnetic radiation, such as ZnO with a bandgap of ~3.37 eV), can be

used to fabricate high channel mobility TFTs (at temperatures significantly lower than those used in a-Si and poly-Si processes) and in addition offer a way to overcome light induced instability issues. Thin film transistors incorporating ZnO as active layer have been demonstrated to exhibit superior performance with different gate insulators [4-8]. These transistors have been found to exhibit high effective channel electron mobilities ( $\mu_{\text{eff}}$ ) that could lead to higher drive currents and faster device operating speeds (required for high frequency applications and as driver TFTs required for organic light-emitting diode displays).

Despite the performance (mobility) advantages offered by ZnO TFTs, threshold voltage instability as a result of a prolonged application of gate bias remains an issue [9-11]. This gate biased instability issue adds to another common form of instability reported in literature, resulting from ambient conditions after long time storage. Some authors have attributed such ambient related instability to adsorption of water vapour from the air as well as the depletion of oxygen vacancies [12, 13]. The purpose of this work is to demonstrate that gate bias related instability can be minimised by using a high-k gate dielectric such as  $\text{Gd}_2\text{O}_3$  without degrading the device performance. This is motivated by the fact that the use of high-k dielectric enhances charge accumulation at the semiconductor/dielectric interface, thus enabling the TFTs to operate at lower gate voltages [14]. In addition, rare earth oxides including  $\text{Gd}_2\text{O}_3$  have been reported to exhibit high-k dielectric properties with interface matching properties competing with those of the traditional  $\text{SiO}_2$  [15], currently considered the dielectric of choice in the microelectronics industry. High-k dielectrics present an opportunity to use thicker dielectric layers in TFT fabrication, resulting to reduced normal gate electric field strength at the semiconductor/dielectric interface. As a result of the low interface field, less electrical stressing is expected in such devices during prolonged operation. ZnO TFTs incorporating  $\text{Al}_2\text{O}_3$  dielectric (another high-k material) have been found to exhibit improvements in both performance and gate bias induced instability [16, 17].

## 2. Experiments

In this work, ZnO TFTs were fabricated incorporating gadolinium oxide ( $\text{Gd}_2\text{O}_3$ ), deposited by metal-organic chemical vapour deposition (MOCVD) [18], as a gate insulating layer. The source/drain (S/D) electrodes were formed by thermally-evaporating 100 nm thick aluminium (Al) patterned by shadow masks (defining the ZnO channel width/length ratio  $W/L=10:1$ ). The ZnO channel layer thickness (40 nm) was obtained by a reactive radio frequency (RF) magnetron sputtering process using an oxygen/argon ( $\text{O}_2/\text{Ar}$ ) flow rate (sccm) of 0.2/8, and an 8" diameter ZnO ceramic target of 99.999 % purity. The deposition was performed at room temperature with no intentional heating applying a moderate power of 15 W. The target to substrate distance was set at 6 cm. The ZnO layer was post-treated with  $\text{O}_2$  (0.2 mTorr) for one hour immediately after

deposition prior to breaking the vacuum in order to improve the film crystallinity and electrical stability in air [6, 19]. The finished TFT is a bottom-gate ( $n^+$ -silicon) inverted-staggered configuration as shown in figure 1.




Figure 1. Inverted staggered bottom-gate TFT structure.

A similar TFT structure produced using thermally-grown silicon dioxide ( $\text{SiO}_2$ ) as the gate insulator is also fabricated. For each set of devices, the ZnO layer was sputtered on the different dielectric layers ( $\text{SiO}_2$  and  $\text{Gd}_2\text{O}_3$ ) at the same time to reduce the possible effects of parameter variation during the deposition process. The film transmission data was obtained using a UNICAM UV/Vis spectrometer (UV 2). The surface morphology of films were characterised by atomic force microscopy (AFM) using a Park AFM XE-100 system, operating in the non-contact mode while electrical measurements (current-voltage (I-V) and capacitance-voltage (C-V)) characteristics were achieved by the HP4140B pico-ammeter and an HP4192A impedance analyser.

Prior to the TFTs fabrication, the dielectric layers ( $\text{SiO}_2$  and  $\text{Gd}_2\text{O}_3$ ) were electrically characterised using the metal-insulator-semiconductor (MIS) structure of figure 2. A (100) p-type silicon wafer with a resistivity of 1.25  $\Omega\text{-cm}$  with an ohmic aluminium (Al) back contact was used as substrate. The ohmic Al back contact was achieved by heat-treatment of evaporated Al on the p-Si for 30 minutes at temperature of 490°C in a carbolite gpc 12/65 furnace. The different dielectric films ( $\text{Gd}_2\text{O}_3$  and  $\text{SiO}_2$ ) were then deposited by MOCVD at a temperature of 400°C.




Figure 2. MIS capacitor structure of  $\text{Al}/\text{Gd}_2\text{O}_3/\text{p-Si}$ .

The MIS structure was completed by evaporating (100 nm thick) circular aluminium dots of 500  $\mu\text{m}$  radii (0.0079  $\text{cm}^2$  area) using shadow masks onto the as-deposited  $\text{Gd}_2\text{O}_3$  dielectric.

## 3. Results and Discussion

Figure 3 below shows the transmission data of a 150 nm-thick ZnO layer on glass (soda lime) using the same sputtering parameters and post-oxygen treatment as that used for ZnO TFT fabrication. An average transparency of over

85% over the visible region is observed with an absorption edge around 376 nm. The ZnO TFTs fabricated in this work uses a ZnO layer of only 40 nm thick, hence its transparency in the visible is expected to be quite close to 100%




Figure 3. Transmission data of a 150 nm thick sputtered ZnO on glass.




Figure 4. Output characteristics ( $I_{ds}$ - $V_{ds}$ ) of ZnO-TFTs incorporating  $\text{SiO}_2$  insulator.




Figure 5. Output characteristics ( $I_{ds}$ - $V_{ds}$ ) of ZnO-TFTs incorporating  $\text{Gd}_2\text{O}_3$  insulator.

The output characteristics of the two sets of as-fabricated TFTs incorporating different dielectrics are shown in figures 4 and 5. In both output characteristics, saturation is clearly observed, an indication of similarities in film doping

concentrations (depletion width). The absence of drain current off-set at a drain-to-source voltage,  $V_{ds} = 0$  V in figures 4 and 5 suggests that both transistors exhibit Ohmic behaviour at the Al/ZnO contacts.

Figures 6 and 7 are the atomic force microscopy images showing the surface morphology of ZnO layers deposited on  $\text{Gd}_2\text{O}_3$  and  $\text{SiO}_2$  respectively under the same condition as those used for the TFTs fabrication. The morphology of the two surfaces appears similar in terms of grain size and shapes. The surface rms roughness of the ZnO film is 0.7 and 0.9 nm on  $\text{Gd}_2\text{O}_3$  and  $\text{SiO}_2$  substrates respectively. Despite the fact that the ZnO material was deposited under identical sputtering conditions to the same thickness, the resulting surfaces appear to be moderately different. The corollary of which suggests that the ZnO/insulator interfaces are also likely to be different in terms of potential charge trapping sites, which may affect the TFT performance.




Figure 6. Morphology of sputtered ZnO layer on gadolinium oxide insulator as determined by atomic force microscopy.






Figure 7. Morphology of sputtered ZnO layer on silicon dioxide insulator as determined by atomic force microscopy.

Electrical characterization of the  $\text{Gd}_2\text{O}_3$  and  $\text{SiO}_2$  films were carried out using a combination of I-V and C-V characterisation techniques. C-V measurements were recorded by sweeping a direct current (DC) bias superimposed on an alternating current (AC) signal of 1 MHz (and at 25 mV) from inversion to accumulation and back to inversion. Prior to any C-V measurements, the leakage current through the MIS structures was first measured. In this regard, typical leakage currents were found to be of the order of  $10^{-11}$  A for both films; however, the leakage current is thickness dependent (the thicknesses of the  $\text{SiO}_2$  and  $\text{Gd}_2\text{O}_3$  films used in this work were 100 and 82 nm, respectively).

Figures 8 and 9 show a typical C-V characteristics at two different frequencies for Gd<sub>2</sub>O<sub>3</sub> SiO<sub>2</sub> films respectively.



**Figure 8.** Typical C-V characteristics of a Gd<sub>2</sub>O<sub>3</sub> MOS structure together with the frequency correction performed at measurement frequencies of 100 KHz and 1 MHz.



**Figure 9.** Typical C-V characteristics of a SiO<sub>2</sub> MOS structure at measurement frequencies of 1MHz and 5MHz.


It is evident that there is some variation in the capacitance of the materials with the AC signal, where the maximum capacitance increases with an increase in frequency. The true Capacitance  $C$  was extracted from two different capacitance values  $C'_1$  and  $C'_2$  measured at frequencies of  $f_1 = 100$  KHz and  $f_2 = 1$  MHz respectively using equation (1) as proposed by Yang and Hu [20] for case of Gd<sub>2</sub>O<sub>3</sub> dielectric. From the C-V curves in figures 8 and 9, only negligible hysteresis is observed following a voltage sweep from accumulation to depletion and back. An indication of low trapping centres.

$$C = \frac{f_1^2 C'_1 (1 + D'_1) - f_2^2 C'_2 (1 + D'_2)}{f_1^2 - f_2^2} \quad (1)$$

Where  $D'_1$  and  $D'_2$  are the dissipations measured at the

frequencies  $f_1$  and  $f_2$  respectively.

A comparison of the transfer characteristics of 100  $\mu$ m channel length ZnO TFTs (figure 10) fabricated on the different dielectrics suggests that ZnO TFTs incorporating Gd<sub>2</sub>O<sub>3</sub> gate insulators have superior induced charge ( $Q_{ind}$ ) in comparison to SiO<sub>2</sub>-based TFTs.



**Figure 10.** A typical normalized gate transfer characteristics for ZnO TFTs incorporating Gd<sub>2</sub>O<sub>3</sub> (solid squares) and SiO<sub>2</sub> (open circles).

The data in figure 10 shows a plot of the normalised channel sheet conductance  $G$  ( $\Omega\text{cm}$ )<sup>-1</sup>, versus total induced charge density  $Q_{ind}$  (electrons/cm<sup>2</sup>) at the interface. This normalisation ensures that the performance parameters are measured under identical electric fields to account for the difference in equivalent oxide thickness for the different insulator layers. The induced charge density  $Q_{ind}$  is calculated from the gate voltage  $V_{gs}$  while  $G$  is calculated using the output current  $I_{ds}$  (equations (2) and (3)).

$$G = \frac{I_{ds}}{V_{ds}(W/L)} \quad (2)$$

$$Q_{ind} = \left( \frac{C_{ins} V_{gs}}{q} \right) \quad (3)$$

Where  $V_{gs}$  is the gate bias,  $C_{ins}$  the gate insulator layer capacitance,  $I_{ds}$  is the source drain current and  $W/L$  is the width/length ratio of the ZnO active channel. The properties of the films used are summarised on table 1.

**Table 1.** Film properties (SiO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub>).

Film	Thickness (nm)	Dielectric Constant	Refractive Index
SiO <sub>2</sub>	100	3.30	1.457
Gd <sub>2</sub> O <sub>3</sub>	82	9.87	1.852

Both the SiO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub> devices demonstrate a negative turn-on voltage ( $V_{on}$ ) of -5.3 and -4.7 V with corresponding threshold voltages ( $V_T$ ) of 23 V and 20 V respectively. The negative turn-on voltage can be attributed to a higher background concentration of n-type carriers in the semiconductor layer of the Gd<sub>2</sub>O<sub>3</sub> devices, which would also have a direct effect on  $V_T$ . The On-Off current ( $I_{on-off}$ ), measured as the ratio of the maximum to minimum  $I_{ds}$ , is approximately 10<sup>6</sup> and 10<sup>7</sup> for the SiO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub> transistors respectively. More significantly, the Off-state leakage current



is more than two orders of magnitude higher in ZnO/Gd<sub>2</sub>O<sub>3</sub> TFTs. The subthreshold slope (S) for the SiO<sub>2</sub> devices is 1.4 V/dec, lower than that observed in Gd<sub>2</sub>O<sub>3</sub>-based TFTs (typically ~ 2.4 V/dec), the subthreshold slope is indicative of the density of the interface states ( $N_{ss}$ ) [21], and the maximum density of states ( $N_{ss}^{max}$ ) present at the interface between ZnO and the gate dielectric is estimated by the relation in equation (4).

$$N_{ss}^{max} = \left[ \frac{S \log(e)}{kT/q} - 1 \right] \frac{C_{ins}}{q} \quad (4)$$

Where  $k$  is the Boltzmann's constant,  $T$  is the measurement temperature,  $q$  the elemental electron charge,  $S$  the subthreshold slope, and  $C_{ins}$  the capacitance of the dielectric layer. In this work,  $N_{ss}^{max}$  values of  $1.1 \times 10^{13} \text{ cm}^{-2}$  and  $2.4 \times 10^{12} \text{ cm}^{-2}$  were obtained for ZnO on Gd<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> respectively. This suggests that the interface of the ZnO material with SiO<sub>2</sub> is likely to have less dangling bonds and potential sites for charge trapping than that made with Gd<sub>2</sub>O<sub>3</sub>. Of particular importance in terms of potential device application, the effective channel mobility extracted from the linear region of the transistor transfer characteristics at a drain bias of 2 V is  $33.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for the ZnO/Gd<sub>2</sub>O<sub>3</sub> TFT and  $7.0 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for the ZnO/SiO<sub>2</sub> TFT. Given the details above concerning rms roughness and density of trap states at the interface, the mobility values seem counterintuitive. However, despite the fact that the value of  $N_{ss}^{max}$  for the Gd<sub>2</sub>O<sub>3</sub> devices are almost an order of magnitude higher than observed in SiO<sub>2</sub> devices, the disparity in mobility value suggests that the nature of the trap states are different in the two material systems. Using these results, one could therefore speculate that the interface of the Gd<sub>2</sub>O<sub>3</sub> devices may have a higher concentration of fast states which have short trapping times and hence do not affect the carrier mobility to any great extent. Furthermore, this effect may as well be compensated by the greater induced charge at the interface of ZnO/Gd<sub>2</sub>O<sub>3</sub> as observed above.

The ZnO material utilised in this work was deposited at room temperature and received no post-deposition heat treatment; and the impressive value of channel mobility in combination with the Gd<sub>2</sub>O<sub>3</sub> grown from new Gadolinium precursors [18], highlights its potential for TFT applications. However, further work is necessary to determine definitively the effects of the different insulators on the interface with the ZnO and, by extension, the manifestation of those effects in device performance.


A study of gate bias stress instability of the two sets of TFTs was also undertaken to investigate further the effects of the different insulating materials on prolonged gate application. In order to compare the electrical stabilities across TFTs incorporating dielectric layers with different thicknesses and dielectric constants; a stress bias ( $V_{SiO_2}$ ) of 10 V was set for SiO<sub>2</sub>-based TFTs producing an interface field of 1 MV/cm at the ZnO/SiO<sub>2</sub> interface. An equivalent stress bias ( $V_B$ ) for the high- $k$  dielectric (Gd<sub>2</sub>O<sub>3</sub>) was defined from this as the gate bias that will induce the same amount of

charge ( $Q_{ind}$ ) at the ZnO/Gd<sub>2</sub>O<sub>3</sub> interface, and was calculated to be 8.2 V using equation (5) below.


$$V_B = \frac{C_{SiO_2} V_{SiO_2}}{C_{high-k}} \quad (5)$$

Where  $C_{SiO_2}$  and  $C_{high-k}$  are the capacitances of the SiO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub> dielectric layers respectively. The implication of this is that during gate bias stressing, the same quantity of charges accumulate at the semiconductor/insulator interface.

On application of a gate bias stress, it was observed that positive gate bias stress shifted the entire I-V characteristics to the right while a negative gate bias stress resulted to a shift to the left. A typical behaviour of the ZnO TFT incorporating SiO<sub>2</sub> upon gate bias stress is shown in figures 11 and 12 below.




**Figure 11.** Typical instability in SiO<sub>2</sub> based ZnO TFT as a result of gate bias stress showing the shift in the transfer characteristics to the right following positive gate bias stress.




**Figure 12.** Typical instability in SiO<sub>2</sub> based ZnO TFT as a result of bias stress showing the shift in the transfer characteristics to the left following a negative gate bias stress.

Upon release of the gate stress condition, the transfer characteristics of both TFT device types returned to within 1 V of their initial positions after a rest time of three days.

The shifts in transfer characteristics directly gave rise to variations in both the threshold and turn-on voltages as displayed by the results in figures 13 and 14.




**Figure 13.** Typical instability in SiO<sub>2</sub> based ZnO TFT showing variation in threshold voltage following positive and negative bias stresses.




**Figure 14.** Typical instability in SiO<sub>2</sub> based ZnO TFT showing variation in turn-on voltage following positive and negative bias stresses.

The results reveal that TFTs incorporating Gd<sub>2</sub>O<sub>3</sub> only exhibited an initial variation in the effective mobility ( $< 5 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  after a stress time of 10 s) but remained fairly stable for stress times up to 10<sup>4</sup> s (figure 15), while SiO<sub>2</sub>-based devices show continuous variation in effective mobility throughout the entire stress period. This constancy in effective mobility after prolonged gate bias stressing suggests that charge trapping sites involve are very close in energy.



**Figure 15.** Variation of effective mobility with stress time for ZnO-TFTs incorporating SiO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub>. The stress is performed at voltages that give rise to identical interface fields.



**Figure 16.** Variation of threshold voltage with stress time for ZnO-TFTs incorporating SiO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub>. The stress is performed at voltages that give rise to identical interface fields.

In addition, the improved stability exhibited by Gd<sub>2</sub>O<sub>3</sub>-based ZnO TFTs is confirmed by the weak variation of  $V_T$  following gate bias stressing relative to their SiO<sub>2</sub>-based counterparts (figure 16). In fact for these devices,  $V_T$  remains fairly constant for upto a gate bias stress time of 10<sup>3</sup> s. Again, the improved relative stability of the Gd<sub>2</sub>O<sub>3</sub> devices when compared to the SiO<sub>2</sub>-based TFTs demonstrates the integration of high-k dielectric materials (Gd<sub>2</sub>O<sub>3</sub>) in ZnO TFT fabrication.

## 4. Conclusion

In this work, the effects of prolonged gate bias stress on ZnO TFTs using MOCVD deposited Gd<sub>2</sub>O<sub>3</sub> as gate dielectric is reported. A comparative study of the electrical properties of ZnO-TFT devices fabricated with SiO<sub>2</sub> and Gd<sub>2</sub>O<sub>3</sub> revealed that the latter exhibits superior performance with respect to effective mobility. The improved performance of the ZnO/Gd<sub>2</sub>O<sub>3</sub> TFT is attributed to the higher dielectric constant of the Gd<sub>2</sub>O<sub>3</sub> which results to an increased capacitance. Since high-k dielectric materials have greater capacitance, the TFT channel requires a lower gate voltage to form an equivalent accumulation layer at the ZnO/insulator interface. Thus, devices can operate at a much lower gate voltage. Furthermore the use of thicker high-k dielectrics to achieve a large capacitance is also expected to reduce the influence of the gate electric field at the semiconductor/dielectric interface. All of these are likely to reduce the effect of bias stressing on the operation of the TFT. Furthermore, it has been demonstrated that a combination of the Gd<sub>2</sub>O<sub>3</sub> material coupled with the room-temperature deposited ZnO layer used in this work, do not only support the potential benefits of incorporating high-k materials in ZnO TFTs, but also demonstrates high channel mobility and enhanced device stability in devices incorporating high-k dielectrics. Both of these factors may help to address both the performance and gate bias-stress related issues in ZnO TFTs [22].

## Acknowledgements

This work was supported by De Montfort University, UK and the University of Buea, Cameroon.

## References

- [1] H. Gleskova and S. Wagner, APPL PHYS LETT, 79 (2001) 3347-3349.
- [2] R. Banerjee, T. Furui, H. Okushi and K. Tanaka, APPL PHYS LETT, 53 (1988) 1829-1831.
- [3] Y. Tang, S. Dong, R. Braunstein and B. von Roedern, APPL PHYS LETT, 68 (1996) 640-642.
- [4] T. Hirao, M. Furuta, T. Hiramatsu, T. Matsuda, C. Li, H. Furuta, H. Hokari, M. Yoshida, H. Ishii and M. Kakegawa, IEEE T ELECTRON DEV, 55 (2008) 3136-3142.
- [5] Y.-K. Moon, S. Lee, D.-H. Kim, J.-H. Lee, C.-O. Jeong and J.-W. Park, J KOREAN PHYS S, 55 (2009) 1906-1909.
- [6] D. K. Ngwashi, R. B. M. Cross and S. Paul, MATER RES SOC SYMP PROC, 1201 (2010) H05-39.
- [7] M. Kumar, H. Jeong, A. Kumar, B. P. Singh and D. Lee, MAT SCI SEMICON PROC, 71 (2017) 204-208.
- [8] J. Dong, D. Han, H. Li, W. Yu, S. Zhang, X. Zhang and Y. Wang, APPL SURF SCI, 433 (2018) 836-839.
- [9] S. M. Kim, M.-S. Kang, W.-J. Cho and J. T. Park, MICROELECTRON RELIAB, 76-77 (2017) 327-332.
- [10] P.-R. Xu and R.-H. Yao, DISPLAYS, 53 (2018) 14-17.
- [11] C.-F. Hu, T. Teng and X.-P. Qu, SOLID STATE ELECTRON, (2018).
- [12] S.-H. Lee, J.-H. Bang, W. Kim, H.-S. Uhm and J.-S. Park, THIN SOLID FILMS, 520 (2011) 1479-1483.
- [13] D. Zhou, B. Li, H. Wang, Y. Peng, J. Zhao, M. Salik, L. Yi, X. Zhang and Y. Wang, J ALLOY COMPD, 648 (2015) 587-590.
- [14] K. Lee, J. H. Kim, S. Im, C. S. Kim and H. K. Baik, APPL PHYS LETT, 89 (2006) 133507 - 1335010.
- [15] J. Kwo, M. Hong, A. R. Kortan, K. T. Queeney, Y. J. Chabal, J. P. Mannaerts, T. Boone, J. J. Krajewski, A. M. Sergent and J. M. Rosamilia, APPL PHYS LETT, 77 (2000) 130-132.
- [16] S. Vyas, A. D. D. Dwivedi and R. D. Dwivedi, SUPERLATTICE MICROST, 120 (2018) 223-234.
- [17] M. Buonomo, N. Wrachien, N. Lago, G. Cantarella and A. Cester, MICROELECTRON RELIAB, 88-90 (2018) 882-886.
- [18] A. P. Milanov, T. Toader, H. Parala, D. Barreca, A. Gasparotto, C. Bock, H.-W. Becker, D. K. Ngwashi, R. Cross, S. Paul, U. Kunze, R. A. Fischer and A. Devi, CHEM MATER, 21 (2009) 5443-5455.
- [19] P. Liu, T. P. Chen, Z. Liu, C. S. Tan and K. C. Leong, THIN SOLID FILMS, 545 (2013) 533-536.
- [20] K. J. Yang and C. Hu, IEEE T ELECTRON DEV, 46 (1999) 1500-1501.
- [21] L. Zhang, J. Li, X. W. Zhang, D. B. Yu, X. Y. Jiang and Z. L. Zhang, PHYS STATUS SOLIDI A, 207 (2010) 1815-1819.
- [22] D. Gupta, S. Yoo, C. Lee and Y. Hong, IEEE T ELECTRON DEV, 58 (2011) 1995-2002.